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ABSTRACT
Title of Thesis: Digitally Implemented Klapper-Kratt FM
Detector Using the Intel-2920 DSP
Chang-Hwan Park, Master of Science in Elec. Engin., 1985
Thesis directed by Dr. Jacob Klapper,
Professor of Electrical Engineering
This thesis describes and analyses a digitally
implemented FM detector, which is a new member of
the family of FM detectors introduced by Drs. Klapper
end Kratt.
The properties of the new detector are low delay,
excellent sensitivity, extreme linearity, and
compatibility of components with integrated circuit
technology.
A working model is implemented by adapting FIR
digital signal procssing methods, and is real ized
the Single-Chip Digital Signal Proc essor INTEL-2920 which
is comprised of a micro-processor, scratch-pad data RAMs,
program store EPROMs, A/D and D/A conversion circuitry,
and I/O circuitry.
The performance of the working model shows very good
linearity within its operating range, and in agreement
with th earlier , derived theory.
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CHAPTER
INTRODUCTION
The digitally implemented FM detector described in
this paper is a new member of the family of FM detectors,
introduced by Drs. Mapper and Kratt, that discriminates a
frequency modulated signal with extremely low delay and
excellent sensitivity (refs. 1, 2 and 3).
All conventional FM detectors use low-pass filters
to remove the undesirable carrier frequency and their
harmonics generated in the detection process, and usually
a tuned circuit for the FM to AM conversion. These
components would normally not be a low delay circuit.
However,the components used in the Klapper-Kratt detector,
such as integrators, differentiators, summers, and
multipliers are low delay elements. Even previous FM
detectors using integrators and differentiators for FM to
AM conversion, still incorporates low-pass filters in
their output circuitry (refs. 4 and 5).
To solve the delay problems of the output circuit, a
synchronous demodulator was constructed to detect the
amplitude modulated signal. The synchronous demodulator
has theoretically zero delay, but has an undesirable
product, namely the second harmonic of carrier frequency,
which can be eliminated by an additional integrator and
multiplier to generate a cancelling signal.
Figure 1-1. Block Diagram of the Original
Klapper-Kratt Detector
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The original Klapper-Kratt detector is shown in
Figure 1-1. The detector performs well under narrow-band
conditions, however, there are some undesirable effects
when used under wide-band conditions. These are the non-
linearity of output characteristics, and DC offset of
integrator output when the input frequency changes
instantaneously.
The non-linearity of the output causes distortions
that are no longer negligible, as indicated in Fig. 1-2.
And the DC components of the integrator output, due to the
effective initial condition of the integrator at the time
of frequency change as shown in Figure 1-3, cause a
considerable component of the fundamental carrier
frequency to appear at the output of the multiplier.
Another version of detector that does not require
integrators in the discrimination section and is not
subject to the initial condition is shown in Figure 1-4.
Still an integrator is used in the carrier cancellation
section, and the output is still non-linear. One more
basic form of the Klapper-Kratt detector is shown in
Figure 1-5. However, all these versions require integ-
rators and produce outputs that are not ideally linear.
All above mentioned Klapper-Kratt detectors are
assumed to be realized by analog means, using operational
amplifiers and analog multipliers.
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The detector operates at the vicinity of
normalized frequency w = 1.
Figure 1-2. Output Characteristic of the
Original Detector
Figure 1-3. Property of the Integrator under
Wide-sand Condition
Figure 1-4. 	 A Block Diagram of
The First Derivation of the Detector
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Figure 1-5. 	 A Block Diagram of
The Second Derivation of the Detector
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With the advancement of digital signal processing
techniques, an investigation was made to implement the
detector by means of digital signal processing techniques.
From the building blocks of the original detector,
it was found that the differentiator and multiplier could
be realized, but it is preferable to replace the
integrator by a Hilbert transformer. The analog
realization of a Hilbert transformer is rather complex.
The new detector, adapting Hilbert transformer
instead of integrators in Figure 1-1, is given in Figure
1-6 which shows a theoretically perfect linearity and
excellent wide-band response. This thesis will mainly be
devoted to reveal the characteristics of the new detector.
Chapter 2. will describe theoretical performance,
Chapter 3. the digital Implementation, Chapter 4. the
actual performance of laboratory model and Chapter 5.
conclusions
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Figure 1-6. Block Diagram of the New Detector
CHAPTER 	 II.
THEORETICAL 	 ANALYSIS
2.1
	 Introduction 
The new detector shown in Figure 1-6 whose output
characteristic Is shown in Figure 2-1, Is comprised of a
differentiator, two Hilbert transformers, two multi-
pliers, and two summers. All the components are compatible
with digital signal processing methods.
For the analysis of the new detector, we may divide
it into two functional blocks, which are 1) wide-band
quasi-coherent discriminator, and 2) R-F carrier
cancellation.
The theoretical performances of the new detector are
also discussed in this chapter under the conditions of
1) modulated input wave, 2) sine-wave interference and
3) noise performance.
2.2 Wide-Band uasi-Coherent FM Discriminator
The FM discrimination is performed by the circuits
inside of the dashed box, which are comprised of one
differentiator, one Hilbert transformer, one summer, and
one multiplier. The differentiator (D 1 ) and the Hilbert
transformer (H 1 ) are inputted simultaneously from the
input terminal.
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Figure 2-1 Output Characteristic of the
New Detector
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The output amplitude of D 1 varies directly with the
Input frequency w and has unit amplitude at w = w o , and
its phase leads Input-wave by 90 degrees, where w o
carrier frequency (or center frequency). The transfer
function of D 1, H d (f), may be written as
The output of the H 1 has a constant amplitude over all the
input frequency range, though its phase leads the input by
90 degrees, same as the differentiator, where the transfer
function of the digitally implemented Hilbert transformer
is inverted from the original one for the ease of
Implementation. The result is that the outputs of D 1 and
H 1 are always in phase. The transfer function of H 1
H (f), may then be written as
where the sgn(f) is a signum function of frequency f.
The output of the summer(S1), which subtracts the
output of the H 1 from the D 1 , has the balanced output at
w = w o , and above and below wo it has proportionally
increasing amplitude with the frequency difference between
input frequency w and carrier frequency wo.
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There is a phase reversal, however, when going
through wo' because below w Hilbert transformer output0
dominates and above w differentiator output dominates.
The coherent detection is performed by the multiplier
M 1. The inputs of M 1 are one from the output of S 1 and the
other from the output of H 1 . The output wave of the
multiplier is the FM discriminator output, which contains
the demodulated output with the carrier of twice the
frequency and modulation index.
The output of the discriminator consists of a dc
component and a second harmonic of the carrier, both of
which are proportional to (w - 1) ,where the input
frequency w is normalized respect to carrier frequency
w = w o . The output shows a perfect arithmetic symmetry
with respect to the center frequency, a property which the
other discriminators in the same family can only
approximate. Also, all of the components in Figure 1-6 are
capable of very wide-band operation and are Instantaneous
(i.e., introduce no group delay).
2.3 Cancellation of RF
The output of M 1, (w-1)cos 2 wt, is proportional to
cos 2 wt. And the output of M2 is proportional to sin
2 wt,
and its proportionality factor is the same as for M 1 .
Then the summer S„,, which adds the outputs of M, and 04, ) ,
cancels the RF carrier frequency.
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The inputs of S
2 
are (w-1)cos 2 wt and (w-1)sin 2wt and
the output is only (w-1), since cos 2wt + sin 2 wt = 1. As is
shown, the RF cancellation is instantaneous without
introducing any delay. This characteristic holds for a
modulated input wave because its linearity is perfect. In
case of previous versions, however, the RF cancellation is
not perfect, due to their non-linearity.
2.4  THEORETICAL PERFORMANCE
2.4.1 Modulated input wave(Narrow-Band FM) 
Consider a narrow-band FM wave, which is a frequency
modulated sine-wave with very small modulation index or
with a FM wave passed through a narrow-band filter that
attenuates all side bands except the first pair, is
appearing at the input terminal of Figure 1-6 as e i (t).
Then it may be written as
where A is the amplitude of the wave and b is the
center and modulating frequencies, respectively.
The output of the detector may be derived (Ref. 1) as
given by
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where R = w 
m
 /w 
o
, is the ratio of the modulating frequency
to the center frequency. This equation consists only of a 
undistorted base-band which is multiplied with a constant.
2.4.2 Theoretical Performance (Wide-Band FM) 
A consideration will now be given to the performance
of the detector with wide-band modulated input signals,
where the input frequency to the detector could change
instantaneously.
If the detector is to perform well under the wide-
band FM signals, the input of multipliers should not have
any dc components. When this condition is violated, a
considerable fundamental frequency components will appear
at the output. By investigating the inputs of multipliers,
no components produce any dc terms under these conditions
theoretically ( Ref.1 ).
The new detector should therefore perform equally as
well under wide-band conditionsj However,this does not
hold for other versions of detectors that use integrators,
since dc components are generated as a result of the
effective initial conditions of the integrators at the
time of a rapid frequency change (Figure 1-3)j
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2.4.3 Sine Wave Interference 
Consider the case where the input wave consists of a
desired frequency f d and an interference frequency fj,such
as
the center frequency.
The base-band output of the detector shown in Figure
1-6 is then given by
For the case where Δfd = 0, which is the carrier
frequency without frequency deviation, the normalized
output of the detector reduces to
and the rms value of the normalized output is given by
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for the various Values of B/A
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Curves of <e
o
(t)> for the various values of B/A and
Δwi/wo, where w = 2-7f, are shown in Figure 2-2. Since the
output is symmetric about Δwi/wo = 0, only positive values
of Δwj/wo are graphed. For comparison of this result with
the conventional wide-band limiter-discriminator case,
Carrington (Ref.2 ) has derived the equivalent output of a
conventional wide-band limiter-discriminator for Δfd = 0
as
And the equivalent rms output for A/B < 1 is given by
The curves of <e 
oc
(t)> for the various values of B/A
and Awi/wo are also shown in Figure 2-2 with dashed
curves.
Comparing these curves of Figure 2-2, one observes
that the two curves are almost identical for the small
values of B/A. However, as B/A approaches 1, the output of
the ideal limiter-discriminator approaches infinity, while
the new detector remains finite. This may be observed by
comparing Equation 2-7 and Equation 2-9j Therefore, as the
interference Increases, the new detector of Figure 1-6 has
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a much better output purity both in terms of rms and
peak to peak values, and this improvement increases without
bound. In comparison, similar results for the detectors of
the Figures 1-1 and 1-4 as given in the References 3 and
4, respectively, are shown in Table 2-2j The expressions
for <e o (t)> are identical to Equation 2-8 if the frequency
deviations are small compared to . the carrier frequency
(Δwi/wo << 1 and Δwd/wo << 1 )j These assumptions were not
needed in the derivation of Equation 2-8, which therefore
also describes under the wide-band sinusoidal interference
conditions of the new detector
2.4.4 Noise Performance 
Referencing to Kratt (Refj 1), the performance of the
new detector in the presence of narrow-band noise will be
given. The complete detector, including the pre-detection
and post-detection filters, is shown in Figure 2-3. The
definition of output SNR used in this derivation is taken
to be the ratio of mean output signal power measured in
the absence of noise and the noise power taken in the
absence of signal, ijej, the carrier is unmodulated.
This postulation is valid for high SNR, where the mean
signal and noise powers may be assumed to add linearly,
and signal power measured in the absence of noise does not
differ substantially from that measured with noise
present.
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Figure 2-3. Complete Detector for Noise Calculation
Figure 2-4. PSD OF x(t) and y(t)
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Table 2-1
Sine Wave Interference
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The signal suppression occurs as the values of CNR drop
below 0 dB (Ref. 3).
The noise is assumed to have a bandwidth of no wider
than twice the carrier center frequency, and then it may
be represented by
which consists of the carrier of the center frequency f o ,
modulated by two random variables, x(t) and y(t). The
noise is also assumed to be a zero mean Gaussian random
variable. The random variables x(t) and y(t) thus have
the following properties: 1) Low-pass, rectangular power
spectral density (PSD) of the bandwidth B/2 and the
amplitude nas shown in Figure 2-3 b), 2) Equal variance
for n(t), x(t) and y(t), and 3) x(t) and y(t) are
independent.
Now then, consider an input given by
which consists of an unmodulated carrier with narrow-band
noise addedj The baseband output of the detector will then
be given by
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The output PSO of e
o
(t) may then be obtained by taking the
Fourier Transform of the autocorrelation of e
o
(t).
By integrating this result over the post-discrimination
bandwidth and dividing by 27T, the detector output noise
power will then be given by
Next, the output signal power may be obtained using a
modulated input signal given by
where A is the carrier amplitude, pis the modulation
index, and w
m 
is the modulation frequency.
The corresponding output power is then given by
where X = B/w
b
. The only assumptions made here were that
w
b 
< 8/2 and that the signal and noise terms are additive.
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Figure 2-6. Threshold Characteristics
THEORETICAL ANALYSIS 	 PAGE-27-
For a special case of high CNR, the denominator of
Equation 2-16 becomes unity. And letting w m = w b for
optimum performance, and using the relationship of (CNR)
and (CNR)AM' (CNR) = (CNR) AM (2w b/B), then the SNR for the
high CNR conditions will be given by
which is identical to the expression for the region well
above threshold of a limiter-discriminator(Refj 4), ijej,
the performance of the new detector, without using a
limiter, is identical to a limiter-discriminator, well
above the threshold region.
As indicated in Figure 2-5, the threshold point for
an FM system is usually defined as the point where the SNR
has dropped 1 dB more than that expected by the linear
improvement region. Recalling Equation 2-16, this occurs
where the denominator increases an amount above unity
equivalent to 1 dB. The result may be given by
In comparison, the SNR relationship for the detector
of dual differentiator shown in Figure 1-4 is given by
Tarbell(Ref.6) as
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The corresponding equation for the threshold CNR is
The results of Equation 2-17 and Equation 2-19 are
shown in Figure 2-6 for various values of B/2w b , along
with the data for a conventional limiter-discriminator
(Ref.5) for comparisonj The new detector has a 3 dB
improvement in threshold performance over the dual
differentiator version shown in Figure 1-4. However, the
new detector still has no improvement over the limiter-
discriminator.
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CHAPTER 	 III.
IMPLEMENTATION
3.1 	 Introduction 
A digitally implemented FM detector was designed by
adapting the algorithms that will closely resemble the
differentiator and Hilbert transformer of Figure 1-6 over
the frequency band of interest. And the corresponding
input samples were added and multiplied as required to
perform the functions.
The differentiator and Hilbert transformer were
realized using a finite impulse response (FIR), or non-
recursive, digital filter design method. Such designs
exhibit no phase errors, and have delays of approximately
N/2 times the sampling period, where N is the order of the
network.
3.2 Network Order Evaluation 
The coefficients for the FIR realizations of both
differentiators and Hilbert transformers were derived
using a computer program called EQFIR (Ref.1). The EQFIR
program optimizes the results over a prescribed frequency
range, which was selected as 0.15 f to 0.35 Bs' where f
is the sampling frequency.1
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These values will then generate a detector that is
centered at half of the Nyquist frequency with relatively
wide linear bandwidth of two-fifths of the Nyquist
frequency, where the Nyquist frequency is a half of the
sampling frequency.
The coefficients for selecting the network order N
was computed and well evaluated by E. Kratt (Ref. 2) for
differentiators with N = 5,7, and 9 and for Hilbert
transformers with N = 5, 7, 9, and 11. The results are
shown in Figures 3-1 and 3-2, respectively. The selection
of the network order N was based on the minimum value that
gave approximate results. A lower value of N also means a
simpler algorithm for easier implementation and smaller
values of delay. As a result, N = 7 was chosen for both
the differentiator and Hilbert transformer.
The coefficient of the differentiator and the Hilbert
transformer were then computed for N = 7 using EQFIR, and
are shown in Table 3-1.
The equation for the frequency response of the
detector was then derived, and is given by
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Figure 3-1. Frequency Response of Differentiators
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Figure 3-2. Frequency Response of Hilbert Transformers
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TABLE 3-1
Original Detector Coefficients
(Impulse Response)
H	 (i) 	 1 Diff. 	 Block I	 H. 	 T. 	 Block
H(1)= 	 -	 H(7) 0.08223 0.08510
H(2)= - H(6) -	 0.19502 0.00240
H(3) 	 =	 - H(5) 0.57944 0.58080
H(4)
1
0.00000 i	 0.00000
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where F is the normalized frequency to the sampling
frequency, c dn Is n-th coefficient (or impulse response)
of the differentiator and c
hn 
is the n-th coefficient of
the Hilbert transformer.
The detector response was then computed using the
coefficients for N = 7 in Table 3-1 and Equation 3-1. The
results are shown in Figure 3-3, which indicates that the
response has a much greater linearity error than indicated
by any of the individual components. This is because the
particular errors of each block get multiplied when
combined in the total detector, resulting in a much larger
error.
3.3 Linearity Realization 
Considerations were now given to optimizing the
detector coefficients for linearity over the frequency
range of interest. In order to retain certain necessary
properties there had to be placed constraints on the
coefficients.
First, the negative symmetry of the coefficients is
required to achieve the linear-phase characteristic of the
FIR block (actually a constant 90 degree phase). This
requires that c = -c
N+1-i' 
and c
(N+1)/2 
= 0, since N is
odd. The 90 degree phase shift properties of the
components is required to maintain the quadrature
relationships for carrier cancellation.
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Figure 3-3, Detector Output
(Before Being Optimized)
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Figure 3-4. Non-Ideal Block Representation
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As a result, only three values are required to define the
seven general coefficients of each FIR block.
Next, the amplitude restraints are required. This may
be determined by assuming that each FIR functional block
is multiplied by a corresponding amplitude function of
frequency F, as shown in Figure 3-4. These amplitude
functions represent the non-ideal amplitude variations in
the realization of each block.
Assuming an input e i (t) = sin27ft, the corresponding
output is found to be given by
This equation shows that the carrier components will
cancel exactly only if A 2 (w) = A 3 (w). This means that the
coefficients of the two Hilbert transformers should be
Identical. The linearity of the detector is then
controlled by A 1 (w) and A 2 (w), which may vary from unity
and still give the desired result of e o (t) = (w - 1) as
long as they are related to the expression
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TABLE 3-2
Optimized Detector Coefficients
(Impulse Response)
1
H(i) 	 I DIFF. 	 BLOCK H. 	 T.	 BLOCK
H(1) = 	 - 	 H(7) 0.19019 0.19071
H(2) = - 	 H(6) - 	 0.21116 - 	 0.00157
H(3)
	 - 	 H(5) 0.54117 0.54175
H(4) 0.00000 0.00000
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Figure 3-5. Detector Output with Linearity Optimization
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And the optimized coefficients were obtained by computer
routines which were generated to minimize a least squares
linearity error function using the Fletcher-Powell
algorithm (Ref. 3), and are shown in Table 3-2. The
corresponding optimized detector output is shown in Figure
3-5, where it is compared with both the original detector
output and the ideal output. The output is found to be
extremely linear over the optimized frequency range, and
with substantial improvement over the original response.
3.4 Algorithm Simplification 
Observing the coefficients given in Table 372, the
coefficients for the differentiator and Hilbert
transformer blocks are found to be practically identical
for both the first and third values. Referring back to
Figure 1-6, the outputs of D1 and H1 are subtracted in
summer Si. Since multiplying an input sample by two
different coefficients and then taking the difference of
the results is equivalent to multiplying the input sample
by the difference of the two coefficients, then the
functions of D1, H1 and S1 may be replaced by a single
block, as shown in Figure 3-6, with the coefficients equal
to c
di 
- c
hj
. Therefore the first and third coefficients
would be zero, while the second coefficient be -0.20959.
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Figure 3-6. Simplified Detector Block Diagram
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The fact that two of the coefficients of this new block
are zero needs to be observed. Recall that the output of
S1 is actually the output of the discriminator before
synchronous detection. The frequency response should
therefore be zero at the center frequency (F = 0.25), and
have odd symmetry around this point. A negative value, in
this case, means a phase reversal. Comparing this with the
theoretical frequency response of a FIR block (Ref. 2),
which is given as
only the term for n = 2 produces odd symmetry about F =0.25.
The other two terms have even symmetry, and should therefore
be zero. By observing Equation 3-4 for larger values of N,
alternate terms will be seen to have even symmetry and
therefore must be equal to zero. As a result, similar
simplifications may also be made for higher order detectors
of different bandwidths, as long as F 0 = 0.25.
Since the D-H block has only one non-zero coefficient,
then only one subtraction and one multiplication is needed
to realize the functional block. The Hilbert transformers,
however, require three times as much.
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Figure 3-7. Block Diagram of
the Equivalent Simplified Detector
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So, we would like to reduce the number of Hilbert
transformers, which would also reduce the computation
time. The dual of the detector of Figure 3-6, which
resulted in the configuration shown in Figure 3-7, was
taken to accomplish this objective. The two detectors are
equivalent in performance since the multiplier inputs are
still identical.
3.6 Software Description 
A FIR realization diagram is shown in Figure 3-8,
which is based on the algorithm for the optimized detector
in Figure 3-7. Two arrays of data should be arranged in
the memory. One array holds ten consecutive input sample
voltages, while the other contains seven consecutive
outputs of the Hilbert transformer. The previous samples
appear to the right side.
Following the diagram, where the subscripts of E and
H denote the number of delays, the value of H 3 which is
the output of the Hilbert transformer is generated using
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Figure 3-8. Diagram of the Implementation Algorithm
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which is possible to be calculated by two subtractions and
two multiplications ( Equation 3-5 ) instead of four
multiplications and two subtractions of the original
algorithm in Figure 3-7 due to the symmetry of the
coefficients.
The output of the second D-H block, called R2, is
obtained from
The delays are three sample periods for each block
realization, or six for the total detector, and that may
be seen by observing the subscripts. In a similar way, the
output of the first D-H block is given by
and finally, the output of the detector is found using
Then the final result is ready to be outed to an output
port. Then the values in the arrays are shifted to the
right by one, with a new sample entering at the left, and
the whole procedure is repeated.
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Observe in the above Equations, that only three different
values of coefficients are required to perform the
algorithm. The values of these coefficients are
c H1 - 0.19045, c H2 = 0.54146 and cS2 = -0.20959.
3.5 System Configuration 
To implement analog signals by digital means, there
are at least A/D and D/A circuits incorporating LPFs for
anti-aliasing and post detection recovering, and a digital
signal processor(DSP). The digital signal processor may be
substituted by a general purpose digital micro-processor,
but in this case, the processing speed will be reduced in
comparison with the special purpose DSP (Ref. 4).
Considering these conditions of the speed and ease of
implementation, the INTEL 2920 DSP was chosen to realize
the algorithm of Figure 3-8. The INTEL 2920 DSP(Ref. 5),
whose block diagram is given in Figure 3-9, is comprised
of a digital micro-processor, a 9-bit A/D converter, 24-
bit program-store EPROMs, 24-bit scratch-pad data RAMs, a
D/A converter, and a Sample and Hold circuit with I/O
ports. The architecture and instruction sets were
developed to perform precise and high speed signal
processing.
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Figure 3-9. 2920 Block Diagram
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Figure 3-10. A Block Diagram of the System Configuration
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Figure 3-11. The LPF Characteristics of 2912
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The basic system configuration of the detector is
shown in Figure 3-10 which is comprised of two LPFs and
one INTEL-2920 DSP. As shown in Figure 3-10, two INTEL-
2912 chips were used as a pre-sampling LPF for anti-
aliasing and a post detection LPF for removing high-order
multiples. The characteristic of the LPF is shown in
Figure 3-11. From the basic system configuration, we may
observe that all the digital signals are processed within
the 2920 DSP. The 2920 DSP has 4 analog input ports and 8
output ports which can be used as analog and/or digital.
For the system configuration the input port No. 0 and
output port No. 0 are used. Inside of the 2920, input and
output analog signals are accomplished by sample and hold
circuits, and sampled data to and from the processor is
accomplished through DAR using the 9-bit A/D and D/A
converter, where one of the bits is used for the polarity.
3.7 Realization 
The detector of Figure 3-10 was realized using a
SDK-2920 system development kit, which is used as a
convenient laboratory tool for the experiments, and is
comprised of two parts, one for system development and
another for system experiment.
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The processing speed and the sampling period is
determined by the number of instructions in the program
and clock cycle of the processor. The processor executes
its programs at typically 6,500 times a second when used
with a 5 MHz clock and full program memory (i.e., 192
steps of program).
Using the configuration shown in Figure 3-8, which
requires five multiplications, one addition, and five
subtractions, the realization of the detector needed about
100 steps of program which could execute sampling rates of
12,500 times a second. For the ease of using the carrier
frequency, the sampling period was selected as 10,000
times a second, which require 125 steps of program.
However, the characteristics of the 2920 DSP requires
executing 4 instructions together, therefore, 124 steps
were chosen to implement the detector. These results were
incorporated into the program named FMDET2920.KRT, which
was used to perform the algorithm in a real time
realization, and are given in Figure 3-12. The program
begins with handling input samples followed by algorithm
computations. The latter portion of the program shifts the
data arrays in preparation for the next loop.
Since the FMDET2920.KRT uses 124 steps of
instructions and the processor uses the 5 MHz clock, the
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resulting sample periods will be approximately 10,000
samples a second and then the detector operating range
will be 1,500 to 3,500 Hz and its center frequency be
2,500 Hz.
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FMDET2920.KRT
STEP INST DST SRC SHFT ANLG
0 SUB DAR DAR ROD NOP CLEAR DAR FOR NEW INPUT
1 IN0 INPUT 6 TIMES CONSECUTIVELY
2 IN0
3 IN0
4 IN0
5 IN0
6 IN0
7 NOP 2 NAP'S FOR TIME CONST.
8 NOP
9 CVTS CONVERT SIGN BIT
10 ADD DAR KM2 R00 CND6 A/D CONVERSION INSTRUCTION
11 NOP
12 NOP
13 CVT7
14 NOP
15 NOP
16 CVT6
17 NOP
18 NOP
19 CVTS
20 NOP
21 NOP
22 CVT4
23 NOP
24 NOP
25 CVT3
26 LDA Y00 Y0U R00 CND4
27 NOP
28 CVT2
29 LDA Y00 Y00 R00 CND4
30 NOP
31 CVT1
32 LDA Y0U Y00 R00 CND4
33 NOP
34 CVT0
35 NOP
36 NOP
37 LDA E00 DAR R00 NOP STORE SAMPLE AT DATA ARRAY
38 LDA Y00 ED0 R00 NOP BEGIN FIRST BLOCK CALCULATION
39 SUB Y00 E06 R00 NOP
40 LDA A00 Y00 R03 NOP MULTI 	 CH1=14141(0.19045)
Figure 3-12. Real-time Execution Program
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41 ADD A00 Y00 R04 NOP MULTIPLICATION CONTINUES
42 ADD A00 Y00 R09 NOP
43 ADD A00 Y00 R10 NOP
44 LDA Y00 Y00 R10 NOP
45 ADD A00 Y00 R05 NOP A00 CONTAINS CALCUL RESULT
46 LDA Y00 E02 ROD NOP SECOND BLOCK BEGIN
47 SUB Y00 E04 ROD NOP
48 LDA B00 Y00 R01 NOP MULTI 	 CH3=42517(0.54146)
49 ADD B00 Y00 R05 NOP
50 ADD B00 Y00 RO7 NOP
51 ADD B00 Y00 R09 NOP
52 ADD B00 Y00 R11 NOP
53 LDA Y00 Y00 R10 NOP
54 SUB B00 Y00 R05 NOP
55 ADD B00 A00 R00 NOP 'ADDS 	 1ST & 	 2ND RESULTS
56 LDA F03 B00
R00
NOP STORE RESULT AT HILBERT TRANS
57 LDA Y00 E04 NOP 3RD BLK BEGIN
58 SUB Y00 E08 NOP
59 ABS C00 F06 NOP TAKE ABSOLUTE VALUE OF F06
60 LDA DAR C00 NOP LOAD DAR WITH ABS VAL OF F06
61 XOR C00 C00 R00 NOP CLEAR C00 	 FOR NEW DATA
62 LDA C00 Y00 R01 CND7 MULTI 	 D-H 	 & H.T.
	 OF F06
63 ADD C00 Y00 R02 CND6
64 ADD C00 Y00 R03 CND5
65 ADD C00 Y00 R04 CND4
66 ADD C00 Y00 R05 CND3
67 ADD C00 Y00 R06 CND2
68 ADD C00 Y00 R07 CND1
69 ADD C00 Y0U R08 CND0
70 LDA C01 C00 R0O NOP
71 SUB C01 C0I L01 NOP
72 LDA DAR F06 ROD NOP
73 LDA C00 C01 R0D CNDS TREAT SIGN OF THE MULTI
74 LDA Y00 F04 R00 NOP 4TH BLK BEGIN
75 SUB Y00 F08 R00 NOP
76 ABS D0D E06 R0D NOP TAKES ABSOLUTE VAL OF E06
77 LDA DAR D00 R0D NOP
78 XOR 000 D0D R00 NOP CLEAR D00 FOR NEW CALCUL
79 LDA D00 Y00 R01 CND7 MULTI
	 2ND 	 D-H & 	 INPUT(E06)
80 ADD D00 Y00 RO2 CND6
81 ADD D00 Y00 R03 CND5
82 ADD D00 Y00 R04 CND4
83 ADD D0D Y00 R05 CND3
84 ADD D00 Y00 R06 CND2
85 ADD D0D Y00 R07 CND1
Figure 3-12 (continued)
IMPLEMENTATION
	 Pace -57-
86 ADD D00 Y00 ROB CND0
87 LDA D01 D00 ROD NOP TREAT SIGN
88 SUB D01 D01 L01 NOP
89 LDA DAR E06 ROD NOP
90 LDA D00 D01 R00 CNDS D00 HAS RESULT OF 4TH BLK
91 SUB C00 D00 R00 NOP 5TH BLK BEGIN
92 XOR D00 D00 ROD NOP CLEAR D00 FOR NEW DATA
93 SUB D00 C00 R03 NOP
94 SUB D00 C00 R04 NOP
95 SUB D00 COO R06 NOP
96 SUB D00 C00 ROB NOP
97 SUB D00 C00 R09 NOP
98 SUB D00 C00 R11 NOP
99 SUB D00 C00 R13 NOP
100 LDA DAR D00 R00 NOP DAR CONTAINS RESULT TO BE OUT
101 LDA E08 E07 R00 NOP SHIFT SAMPLES
102 LDA E07 E06 NOP
103 LDA E06 E05 R00 NOP
104 LDA E05 E04 NOP
105 LDA E04 E03 NOP
106 LDA E03 E02 NOP
107 LDA E02 E01 NOP
108 LDA E01 E00 R00 NOP
109 LDA F08 F07 NOP
110 LDA F07 F06 R00 NOP
111 LDA F06 F05 R00 NOP
112 LDA F05 F04 NOP
113 LDA F04 F03 R00 NOP
114 CND2
115 OUT2 PORT 2 IS DUMMY PORT
116 OUT2
117 OUT0 OUTPUT TO PORT 0 TWO TIMES
118 OUT0
119 NOP PSEUDO-INST FOR TIMING
120 EOP END OF PROGRAM
121 NOP
122 NOP
123 NOP RETURN TO 0; 	 LOOP FINISH
Figure 3-12 (continued)
CHAPTER
	 IV.
DETECTOR 	 PERFORMANCE
4.1 	 Introduction 
The actual response of the detector was measured
under steady-state conditions, the result of which are
shown in Figure 4-1. Compared with the theoretical
response shown in Figure 3-5( which is optimized ), the
two curves were found to be almost identical.
As predicted by the fold-over property of sampled
systems, the detector output was found to have a mirror
image( shown in Figure 4-2 ) for the frequencies
immediately above the Nyquist frequency( i.e., 5,000 to
10,000 Hz ), where the Nuquist frequency is half of the
sampling frequency(Ref. 1). From the sampling frequency of
10,000 Hz and its multiples, the detector response is
repeating its baseband outputs, while an inverted baseband
response occurs just below each of these frequencies.
Recalling that the sampling frequency is based on the
modulation frequency bandwidth and not the carrier, a
frequency translation may also be incorporated into the
detector, as shown in Figure 4-2, as long as the input
sampling circuits give a reasonable response.
The actual performance of the detector was observed
using modulated input waves under both narrow and wide-
band conditions. Also an evaluation of the detector under
sinusoidal and noise interference conditions was done.
Detector Performance 	 Page '-59-
Figure 4-1. Actual Response of the detector
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Figure 4-2. The Fold-over Property of the Detector
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4.2  Narrow-Band Performance 
An FM modulated signal source was derived from a
voltage controlled oscillator ( VCO ), which was modulated
by a waveform generator. Adjusting the modulation index by
controlling the output voltage and modulation frequency of
the waveform generator, the input signal was narrow-band
FM. The modulation frequency was selected as 1000 Hz
Figure 4-3 represents the waveform of the detector
input terminal. The output waveforms of the detector for
the narrow-band response is shown in Figure 4-4, where the
upper curves represent the modulation signal while the
lower curves represent the output of the detector prior to
the LPF.
4.3 Wide-Band Performance 
In order to test the wide-band performance of the new
detector, the modulation index was increased but with the
proviso that the modulated signal band-width remains
within the detector's operating range. If the modulation
index increased too much, the detector output is no longer
linear with the input modulation signal due to the fold-
over characteristics of the detector. The modulation
signal frequency for the test was 100 Hz (that may have 10
side-bands within its operating range) for all waveforms
of sine-wave, triangular-wave and square-wave.
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Figure 4-3. Detector Input Wave-Form
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a) Detector Output for Rectangular-Wave
b) Detector Output for Triangular -Wave
Figure 4-4. The Detector Response for Narrow-Band
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c) Detector Output for Sine-Wave
- The output waveforms for the above three cases are
almost identical, which means that the FM signal
bandwidth is limited and then have no harmonics
for the modulation signal except the fundamental
frequency.
Figure 4-4. Detector Response for Narrow-Sand FM
(Continued)
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The performance is essentially identical to that of the
narrow-band case.
By comparing the phases of the two waveforms shown in
Figure 4-5, one from modulation signal another from
detector output, the system delay was measured, and that a
total delay of approximately 0.7 ms was observed.
This delays occur mainly from the FIR implementation
by 6 delays of the sampling period and from the Program
Realization by about one delay( which may be observed from
Figure 3-12 where the execution time difference between an
input and an output is almost one period). Figure 4-5
shows system delay and Figure 4-6 shows wide-band detector
responses for the various modulation wave-forms.
References - Chapter 4.
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- The scale of the osciloscope is 1 msec/div.
- The picture shows that about 0,7 msec of
system delay and 0.3 msec of rising time
Figure 4-5. Detector Response for System Delay
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figure 4-6. Detector Responses of Wide-Band FM
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c) Rectangular-Wave Response
Figure 4-6. Detector Response of Wide-sand FM
(Continued)
CHAPTER
	 V.
CONCLUSIONS
We have described the detector of Figure 1-6, which
is inherently of low delay, excellent sensitivity, wide
bandwidth, extremely linear, and ease of digital
implementation. The low delay was obtained through the use
of 1) networks having zero group delay, and 2) an RF
cancellation technique for the carrier.
The theoretical performance of the detector obtained
by Klapper, Kratt, and Tarbell was analyzed for the
modulated Input signals, unmodulated interference
carriers, and narrow-band noises (CHAPTER 2). For
interference signal levels approaching the desired signal
level, the new detector has shown to offer a considerable
Improvement over the conventional limiter-discriminator
detector. The noise performance was shown to be comparable
to the conventional detector when it operates well above
the threshold level. However, the threshold point had no
improvement. These results were also compared with the
other versions of Klapper-Kratt detectors, which showed
improved performance in the areas of linearity, noise and
threshold.
The digital implementation of the new detector was
realized using FIR digital signal processing methods. And
the results were then optimized for linearity.
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Based on these results, the detector was realized
using the digital signal processor INTEL-2920.
This means a laboratory model FM detector whose
characteristics were comparable to the conventional
limiter-discriminator FM detector when it operates well
above the threshold region, was realized using only a
single-chip DSP without introducing limiter and LPF for
noise reduction and eliminating RF frequency. From the
property of the INTEL-2920 DSP chip, which can handle
digital output as well as analog output, the new FM
detector may be useful for some other applications, for
example, a low bit rate binary FM detector.
Referring to Kratt (Ref. 2), the performances of the
two cases were observed and compared, which showed that
the two systems had almost identical properties except the
speed of the two systems.
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